Welcome, today is Thursday, November 20, 2008
  Home > Design Flows


Full Chip Flow
Full Chip Netlist Flow
Full Chip Physical Flow
Standard Cell Flow
Macro Cell Flow
Mixed Signal / Analog Flow
Data Reuse and Migration Flow